


32-bit ARM® Cortex-M4 based MCU with 8-channel PWM, 8-channel 13-bit ADC and 2 DPGAs with comparator**Features**

- 32-bit ARM® Cortex-M4F CPU with FPU
 - Single precision floating-point unit (FPU)
 - 125 MHz maximum frequency
- Memories
 - Up to 128 KB flash
- Reset, clock and power management
 - Built-in step-down switching power supply
 - 7~25V power supply input
 - Supports Power-on Reset (POR) and Brown-out / Over-voltage Detection (BOD)
 - Supports external clock input
 - Built-in 32MHz factory-calibrated oscillator
 - Built-in 32MHz safe backup oscillator
 - Built-in Phase-Locked Loop (PLL) clock
- 13-bit A/D converter
 - Minimum 250 ns conversion time
 - 2 differential sample-and-hold circuits
 - Analog signal input range: 0 ~ 3.339V
 - Support external input open and short circuit detection
 - 8 transition control channels
 - Supports transition priority control
 - Multiple event-triggered sampling transition requests
- Differential programmable gain amplifier (DPGA)
 - Built-in 2-channel DPGA, both supporting differential-to-single-ended conversion
 - Programmable gain range: 2, 4, 8, 16, 24, 32, 48, 64
- 3 Analog comparators
 - Output with digital filter
 - 3 DAC reference sources
 - Can be used for overcurrent detection and phase comparison
- Pulse Width Modulation Module (PWM)
 - 8 flexible configurable waveform outputs
 - Dedicated 16-bit timer
 - Support programmable phase control
 - Supports per-cycle or one-shot blocking Settings
 - Comparator outputs and blocking inputs can generate events or block trigger conditions.
 - All events can trigger CPU interrupts and ADC conversion request.
- 1 24-bit system tick timer
- 2 32-bit watchdog timers
- 2 32-bit general-purpose timers
- Up to 20 generic input-output pins
 - Independent pull-up/pull-down configuration
 - Independent output drive strength configuration
 - Independent input filter enable configuration
- Enhanced Capture Module (ECAP)
 - Optional capture input pin
 - 4 32-bit capture registers
 - Optional capture or APWM mode



- Communication interface
 - UART×1, SPI×1, I2C×1
- Security module
 - CRC×1, 64-bit unique device identification number
- Debug mode
- SWD
- Operating temperature
 - Junction temperature: -40 to +125°C.
 - Ambient temperature: -40 to +105°C.

Peripheral	SPC1128APE32	SPC1128HAPE32	SPC1128API32
CPU maximum frequency (MHz)	125		
Flash (KB)	64	128	64
OTP Flash (Byte)	512		
SRAM (KB)	16		
GPIO	18	18	20
multiplexable analog input channels	6	6	8
13-bit ADC	1		
number of channel	8		
DPGA	2		
COMP	3		
DAC	3		
PWM	4		
number of channel	8		
ECAP	1		
GPT	2		
WDT	2		
CRC	1		
UART	1		
SPI	1		
I2C	1		

Important Statement and Disclaimer

The information in this document is provided exclusively for use with products of Spintrol Electronic Technology Co., Ltd. (hereinafter referred to as "the Company"). The Company and its subsidiaries reserve the right to make changes, corrections, enhancements and modifications to the products and/or this document at any time without prior notice. Users shall obtain the latest version of the document before placing orders to ensure that the information and data used are the latest and valid versions. The content of this document supersedes all previously provided relevant information.

The Company endeavors to provide accurate, complete and up-to-date information; however, this document and its contents are provided on an "as is" and "as available" basis. To the fullest extent permitted by applicable law, the Company makes no representations or warranties of any kind, whether express or implied, with respect to this document and its contents, including but not limited to any implied warranties of completeness, authenticity, accuracy, merchantability, fitness for a particular purpose, or non-infringement of third-party intellectual property rights.

Any examples, hints, typical values and product application information contained in this document shall not constitute any warranty of product conditions or characteristics. The Company assumes no warranty or liability of any form in this regard, including without limitation any warranty of non-infringement of any third-party intellectual property rights.

The resources contained in this document are intended solely for use by skilled technical personnel familiar with the product design of the Company. Users shall bear full sole responsibility for the following: (1) Selecting suitable products for their own applications; (2) Designing, verifying and testing their applications; (3) Ensuring their applications comply with relevant standards and all safety and regulatory compliance requirements.

The user's technical department shall independently evaluate the suitability of the products for target applications, as well as the completeness and applicability of the information in this document for such applications. Otherwise, the user shall be fully liable for all claims, damages, costs, losses and liabilities incurred by the Company and its related parties, and the Company shall assume no relevant responsibilities whatsoever.

The provision of the aforesaid resources by the Company shall not extend or otherwise alter the applicable warranties or warranty disclaimers issued by the Company for its products. Unless explicitly approved by a written document signed by an authorized representative of the Company, the Company's products shall not be used in any application scenarios where product failure or the consequences of its use could reasonably be expected to cause personal injury.

All trademarks and other product or service names of the Company belong to their respective owners. No intellectual property license is granted either expressly or impliedly under this document.

For further information on technology, delivery terms and pricing, please consult the Company's sales staff and technical support, or visit the official website: <https://www.spintrol.com>.

Contents

1	Device overview	10
2	Feature descriptions	11
2.1	ARM® Cortex-M4F core	11
2.2	Debug Interface (SWD)	11
2.3	Embedded SRAM	11
2.4	Embedded Flash memory	11
2.5	Nested vectored interrupt controller (NVIC)	12
2.6	External interrupt/event controller(EXTI).....	12
2.7	Power Management and Reset.....	12
2.7.1	Step-Down DC-DC Converter	12
2.7.2	Brown-out/Over-voltage Detection (BOD).....	13
2.8	Clock.....	13
2.9	Boot mode	14
2.10	General-purpose I/Os (GPIOs)	14
2.11	General-Purpose Timers	14
2.12	Watchdog Timer (WDT)	14
2.13	System Tick Timer (SysTick)	15
2.14	UART	15
2.15	SPI	15
2.16	I ² C.....	16
2.17	ADC	16
2.18	Temperature sensor.....	17
2.19	DPGA.....	17
2.20	Analog comparators (COMP)	17
2.21	PWM	18
2.22	ECAP	18
2.23	Cyclic redundancy check (CRC)	18
3	Pinout and pin description	19
3.1	LQFP32	19
3.2	QFN32	23
3.3	ADC input channel selection	27
3.4	Comparator input channel selection	27
3.5	GPIO pin function and state after reset	28
4	Memory mapping	29
5	Electrical characteristics.....	30

5.1	Absolute maximum ratings	30
5.2	Recommended operating conditions.....	30
5.3	I/O Electrical characteristics	31
5.4	Buck DC-DC Power Supply Characteristics.....	32
5.5	Power consumption	32
5.6	Internal 1.2V regulator characteristics	35
5.7	BOD Characteristics	35
5.8	RCO Characteristics	36
5.9	PLL Characteristics	36
5.10	External Crystal oscillator (XO) Characteristics	36
5.11	13-bit ADC Characteristics	37
5.12	DPGA Characteristics	38
5.13	D2S buffer Characteristics.....	41
5.14	T-sensor Characteristics	41
5.15	COMP Characteristics.....	42
5.16	Internal 10-bit DAC Characteristics.....	42
5.17	Flash Characteristics	43
5.18	SPI Characteristics.....	44
5.19	Electrical sensitivity characteristics	46
5.20	Moisture Sensitivity Level characteristics.....	46
5.21	Thermal resistance characteristics.....	46
6	PCB layout and routin guidance	47
7	Package information.....	48
7.1	LQFP32	48
7.2	QFN32	50
8	Ordering information.....	52
8.1	Rule of ordering number.....	52

List of figures

Figure 1-1: SPC1128 functional diagram.....	10
Figure 2-1: Clock tree.....	13
Figure 3-1: SPC1128 LQFP32 pinout	19
Figure 3-2: SPC1128 QFN32 pinout	23
Figure 4-1: Memory map	29
Figure 5-1: Switching power efficiency ($T_A = 25\text{ }^{\circ}\text{C}$).....	32
Figure 5-2: Switching power efficiency as a function of temperature (DVDD load current of 500mA)	32
Figure 5-3: Settle time versus Gain relationship (DPGA).....	39
Figure 5-4: ENOB _{DC} versus Gain relationship (DPGA)	39
Figure 5-5: SNR versus Gain relationship (DPGA)	40
Figure 5-6: THD versus Gain relationship (DPGA).....	40
Figure 5-7: CMRR _{DC} versus Gain relationship (DPGA).....	40
Figure 5-8: PSRR _{DC} versus Gain relationship (DPGA)	40
Figure 5-9: SPI host mode interface timing diagram	44
Figure 5-10: SPI slave mode interface timing diagram	45
Figure 7-1: LQFP32 – 32 pin, 7 x 7 x 0.8 mm Low-profile Quad Flat Package Dimensions.....	48
Figure 7-2: Recommended Soldering Dimensions for LQFP32 – 32-pin, 7 x 7 x 0.8 mm Low-profile Quad Flat Package.....	49
Figure 7-3: QFN32 – 32 pin, 5 x 5 x 0.5 mm Quad Flat No-leads Package Dimensions.....	50
Figure 7-4: Recommended Soldering Dimensions for QFN32 – 32 pin, 5 x 5 x 0.5 mm Quad Flat No- leads Package	51
Figure 8-1: Rule of ordering number	52

List of tables

Table 2-1: Debug interface pin functions	11
Table 2-2: Boot mode	14
Table 3-1: SPC1128 QFN38 pin definitions	20
Table 3-2: SPC1128 QFN38 pin definitions	24
Table 3-3: ADC input channel selection	27
Table 3-4: Comparator input channel selection	27
Table 3-5: GPIO pin function and state after reset	28
Table 5-1: Absolute maximum ratings ^{[1][2]}	30
Table 5-2: Recommended operating conditions	30
Table 5-3: IO Electrical characteristics	31
Table 5-4: Buck DC-DC Power Supply Characteristics	32
Table 5-5: SPC1128 Typical Current Consumption (running in FLASH)	33
Table 5-6: Peripheral current consumption	34
Table 5-7: Internal 1.2V regulator characteristics	35
Table 5-8: BOD Characteristics	35
Table 5-9: RCO Characteristics	36
Table 5-10: PLL Characteristics	36
Table 5-11: XO Characteristics	36
Table 5-12: ADC Characteristics	37
Table 5-13: DPGA Characteristics	38
Table 5-14: D2S buffer Characteristics	41
Table 5-15: Tsensor Characteristics	41
Table 5-16: COMP Characteristics	42
Table 5-17: DAC Characteristics ^[1]	42
Table 5-18: Flash Characteristics	43
Table 5-19: Timing characteristics of SPI host mode interface ($V_{DD}=3.3V$) ^[1]	44
Table 5-20: SPI Timing Characteristics of Slave Mode interface ($V_{DD}=3.3V$) ^[1]	45
Table 5-21: ESD absolute maximum ratings	46
Table 5-22: Electrical sensitivities	46
Table 5-23: Moisture Sensitivity Level characteristic	46
Table 5-24: Thermal resistance characteristics (LQFP32 package)	46
Table 5-25: Thermal resistance characteristics (QFN32 package)	46
Table 7-1: LQFP32 – 32 pin, 7 x 7 x 0.8 mm Low-profile Quad Flat Package mechanical data	49
Table 7-2: QFN32 – 32 pin, 5 x 5 x 0.5 mm Quad Flat No-leads Package mechanical data	51
Table 8-1: Ordering information	52

Revision history

Version	Date	Author	Status	Changes
C/0	2026-07-30	J. Zhou	Released	1. Initial released.

Terms or abbreviations

Terms or abbreviations	Description
MCU	Microcontroller Unit
LDO	Low Dropout Regulator
ECC	Error Correction Code


1 Device overview

SPC1128 is a highly integrated System-on-Chip (SoC) microcontroller featuring a 32-bit high-performance ARM® Cortex-M4 core. It offers a software-programmable clock frequency of up to 125MHz, 128KB of embedded FLASH, 16KB SRAM and a rich set of enhanced I/O and peripheral resources. It supports a 13-bit ADC, 2 differential programmable gain amplifiers, 4 enhanced PWM modules, 2 general-purpose 32-bit timers, and communication interfaces such as UART, I2C, and SPI.

SPC1128 comes with a built-in switching power supply that supports an input range of 11~25V to generate a 3.3V power supply, and it also supports direct 3.3V external power supply. The operating temperature range is from -40°C to +125°C, and the package type is 32-pin LQFP or 32-pin QFN.

Figure 1-1 shows the functional diagram.

Figure 1-1: SPC1128 functional diagram



2 Feature descriptions

2.1 ARM® Cortex-M4F core

SPC1128 integrates a fully functional ARM® Cortex-M4 core with a Floating Point Unit (FPU), offering a maximum clock speed of 125MHz. It is compatible with all ARM® tools and software, making it a versatile choice for a wide range of applications.

2.2 Debug Interface (SWD)

When the TRSTn pin is low, GPIO38~GPIO40 are used for functions configured by user software. When the TRSTn pin is high, they can be used as a debug interface according to [Table 2-1](#).

Access to any address through the debug interface will not trigger a bus error. Access to protected ROM region addresses will read 0.

Table 2-1: Debug interface pin functions

Pin	Function
GPIO38	SWD
GPIO39	SWCK

2.3 Embedded SRAM

SPC1128 provides 16KB of on-chip RAM for storing code and data, supporting zero-wait-state read/write operations at up to 125MHz. It is divided into two 8KB partitions as follows:

- RAM0: Accessible via addresses 0x1FFFC000–0x1FFFDFFF or 0x20000000–0x20001FFF.
- RAM1: Accessible via addresses 0x1FFFE000–0x1FFFFFFF or 0x20002000–0x20003FFF.

All RAM supports even parity protection. A parity error can be configured to trigger either a reset or an interrupt. The address where the error occurred is recorded in the RAM0ERRADDR and RAM1ERRADDR registers for diagnostics.

2.4 Embedded Flash memory

SPC1128 features embedded Flash memory, offering up to 128KB of space for storing code and data. As shown in [Figure 4-1](#), the Flash memory can be accessed via bus registers, and the state machine sends commands to erase or write to the Flash memory. It also supports reading the contents of the Flash memory through a specially designed Execute-In-Place (XIP) interface. Therefore, when SPC1128 starts up, the code in the Flash memory can be executed directly in place or loaded into RAM for execution in RAM.

For data security, the Flash memory provides ECC (Error Correction Code) functionality, which can correct single-bit errors and detect multi-bit errors. ECC errors can be configured to trigger either a reset or an interrupt. The address where the ECC error occurred is recorded in the FLASHERRADDR register for diagnostics.

2.5 Nested vectored interrupt controller (NVIC)

The SPC1128 embeds a nested vectored interrupt controller able to handle up to 29 mask-able interrupt channels (not including the 16 interrupt lines of Cortex-M4F) and 16 programmable priority levels.

- Tightly Coupled NVIC enables faster interrupt response;
- Directly passes the interrupt vector table address to the core;
- Handles late-arriving but higher-priority interrupts;
- Supports interrupt tail-biting;
- Automatically saves the processor state;
- Automatically restores the context upon exiting the interrupt, eliminating the need for instruction overhead.

2.6 External interrupt/event controller(EXTI)

The SPC1128 provides a flexible external pin interrupt/event trigger mechanism. Any GPIO pin can be programmed as an external interrupt or event trigger source, offering one level-triggered interrupt and one edge-triggered interrupt.

- Interrupt No. 4: A valid level is detected on any of the following pins: GPIO0~4, GPIO10~11, GPIO17~19, GPIO26~29, GPIO32, GPIO34~35, GPIO38~40.
- Interrupt No. 5: A valid edge is detected on any of the following pins: GPIO0~4, GPIO10~11, GPIO17~19, GPIO26~29, GPIO32, GPIO34~35, GPIO38~40.

2.7 Power Management and Reset

SPC1128 provides two single-supply power supply modes:

- Supply 15V power to VDDG.
 - Power-up slew rate < 0.1 V/μs.
 - The on-chip integrated step-down DC-DC converter generates 3.3V to supply DVDD.
- Disable the internal DC-DC and use an external 3.3V to supply both DVDD and VDDG.
 - Power-up slew rate < 0.015 V/μs.

A global reset pin and Power-on Reset (POR) circuit are built in, ensuring all power-on reset timing requirements are met for ease of use.

2.7.1 Step-Down DC-DC Converter

The step-down DC-DC converter features the following:

- It can provide a 3.3V power supply for the chip itself and other circuits on the board, with a recommended supply capability of 200mA.
- The switching frequency of the switching regulator can be set to 400 kHz, 600 kHz, 1.2 MHz, and 2.4 MHz, with a built-in spread spectrum function to improve EMI performance.
- Under light load conditions, it supports automatic selection between PWM mode and PFM mode to achieve higher efficiency.
- Forced PWM mode is supported to achieve minimum ripple performance.


- The output valley current limit is 400mA. When the load current is too high, the output 3.3V voltage will drop.
- When VDDG over-voltage, VDDG under-voltage, or pre-driver chip over-temperature occurs, a notification is sent via the EPWRTZ signal.
- Controlled via a dedicated SPI interface (users can call the functions provided in the SDK).
- Supports software shutdown.

2.7.2 Brown-out/Over-voltage Detection (BOD)

SPC1128 integrates Brown-out/Over-voltage Detection (BOD) to monitor the 3.3V/1.2V power domains and compare them with preset values. When the voltage rises above or falls below the threshold, an interrupt or reset is generated. The interrupt service routine then generates a warning message and places the microcontroller into a safe state. The brown-out/over-voltage detection can be enabled via software.

2.8 Clock

Figure 2-1: Clock tree



Upon power-up, the SPC1128 defaults to using the factory-calibrated 32MHz internal oscillator as its clock source. Users can switch to either an external clock or PLL clock via software configuration. The built-in PLL can select either an external clock or a 32 MHz internal oscillator as the input reference to generate clock signals ranging from 25 to 125 MHz.

As shown in Figure 2-1, a flexible clock tree can be achieved through clock source selection, enable control and frequency division control.

2.9 Boot mode

After SPC1128 is reset, the bootloader program located in ROM is executed and supports two boot modes as shown in Table 2-2:

- After power-on reset or XRSTn pin reset, if GPIO40 is detected low during startup, the system enters ISP boot mode. The bootloader will reprogram Flash or RAM via UART. During this process, GPIO34 is configured as UART_TXD function and GPIO35 is configured as UART_RXD function.
- In all other cases, the system enters normal boot mode, and the bootloader jumps to the starting address of Flash to begin execution.

Table 2-2: Boot mode

GPIO40	Reason for reset	Startup mode
0	Power-On Reset	ISP Mode: Reprogramme Flash or RAM via UART
0	XRSTn Reset	
0	ARM® CPU System Reset Request	Normal boot mode: Run the program from Flash memory
0	Power Overvoltage/Undervoltage	
0	PLL Loss of Lock/Clock Detection Circuit Error	
0	ROM/RAM/Flash Memory Error	
0	Watchdog Timer Timeout	
1	Any Reset	

2.10 General-purpose IOs (GPIOs)

SPC1128 provides up to 20 general-purpose input and output pins. Each pin can be configured by software for input, output, or peripheral multiplexing functions with the following characteristics:

- Each I/O pin includes configurable built-in pull-up and pull-down resistors.
- Each I/O pin features an enableable digital input filter.
- Each I/O pin can be configured as an external interrupt or event trigger source, with configurable active-level or edge triggering.

2.11 General-Purpose Timers

The SPC1128 provides two general-purpose timers with the following features:

- Independently configurable module clock enable control, with maximum clock frequency equal to the CPU frequency
- 32-bit auto-reload down counter
- Configurable to generate interrupts, ADC sampling conversion request events, or PWMSYNC events when the counter decrements to zero
- Supports three operating modes:
 - General timer mode: Periodic down-counting
 - Gated timer mode: External pin level enables counting
 - Event counter mode: Down-counting on external pin edge events

2.12 Watchdog Timer (WDT)

The SPC1128 provides two watchdog timers with the following characteristics:

- Independent configuration of clock source, frequency division, and enable control, with maximum frequency equal to CPU frequency
- 32-bit auto-reload down counter
- Generates an interrupt when the counter decrements to zero
- Generates a reset when the counter decrements to zero and the interrupt flag is set
- In debug mode, the watchdog counter can be either frozen or allowed to run freely

2.13 System Tick Timer (SysTick)

The ARM® Cortex-M4F integrates one system tick timer, specifically designed for operating system use but also available as a standard down-counting timer. Its features include:

- 24-bit down counter
- Auto-reload capability
- Generates maskable system interrupt upon counter underflow

2.14 UART

SPC1128 supports 1 UART module with the following features:

- Independently configurable module clock enable control with maximum frequency equal to CPU frequency
- Capable of adding/removing standard asynchronous communication bits (start, stop, and parity) in serial data
- Configurable data length: 5 to 8 bits
- Supports multiple parity options: odd, even, forced high, forced low, or none
- Programmable stop bits: 1, 1.5, or 2 stop bits
- Maximum baud rate up to 1/16 of the clock frequency
- Automatic baud rate detection capability
- 64-byte FIFO for both transmit and receive channels

2.15 SPI

SPC1128 includes one SPI module. It features:

- Full-duplex synchronous transmission.
- Maximum communication rate of 30 Mbps.
- Operates in either master or slave mode.
- Flexible 1- to 32-bit programmable frame length.
- MSB-first (Most Significant Bit) data transmission order.
- Programmable clock polarity and phase control.
- 16 × 32-bit FIFO buffers for both transmit and receive paths.

2.16 I²C

The I²C bus interface complies with the common I²C protocol. It features:

- Three speed modes:
 - Standard mode (100 kbps)
 - Fast mode (400 kbps / 1 Mbps)
 - High-speed mode (3.4 Mbps)
- Clock Synchronization
- Master or slave operation
- 7-bit or 10-bit addressing
- 7-bit or 10-bit combined format transmission
- Clock stretching support
- Detection of abort condition
- 16-byte FIFO for both transmit and receive paths

2.17 ADC

SPC1128 supports a 13-bit high-speed analog-to-digital converter, which can be used in motor control scenarios such as current sampling. Its features are as follows:

- 13 bit resolution
- Minimum 250 ns transition time
- 2 differential sample-and-hold circuits
- Analog signal input range: 0 ~ 3.339V
- Built-in 1.2V reference voltage
- Input can come from external IO inputs, temperature sensor, internal power supply, programmable gain amplifier output, D2SBUF output
- Support external input open and short circuit detection
- The clock-enabled control of the digital logic is independently configurable, and the highest frequency is the same as the CPU frequency
- 8 conversion control channels, trigger source, input signal, sampling and conversion time, automatic average sample number can be configured independently, and independent EOC events are generated after conversion
- Support for transition priority control
- The following event-triggered sampling transition requests are supported:
 - Software trigger
 - EOC event triggering
 - PWM REQ signal
 - TIMER REQ signal
 - External pin requests

Refer to [Table 5-12](#) for more features of the ADC.

2.18 Temperature sensor

The SPC1128 integrates one temperature sensor with the following characteristics:

- Generates a temperature-linear voltage output, internally connected to ADC input channels
- Measurement resolution: 1.736°C per 13-bit ADC code
- Measurement accuracy: $\pm 10^{\circ}\text{C}$
- Operating range: -40°C to $+125^{\circ}\text{C}$

2.19 DPGA

SPC1128 integrates 2 differential programmable gain amplifiers (DPGA) with the following features.

- Dedicated analog input pins:
 - DPGA0P, DPGA0N, DPGA1P, DPGA1N
- Programmable gain (G_{DPGA}):
 - 2, 4, 8, 16, 24, 32, 48, 64
- Differential input voltage: $\pm 2.7\text{V} / G_{\text{DPGA}}$
- Common-mode input voltage ($G_{\text{DPGA}}=2$) : $-1.5\text{V} \sim 2\text{V}$
- Setup time: 250 ns to 1.4 μs
- The output can be directly connected to a 13-bit high-speed ADC.

Refer to [Table 5-13](#) for more characteristics of the differentially programmable gain amplifier.

2.20 Analog comparators (COMP)

SPC1128 supports 3 high-speed comparators. When combined with the internal digital-to-analog converter (DAC) as the reference, it can be used to detect whether the input or output voltage of the programmable gain amplifier exceeds the range. It has 3 10-bit DACs built-in to generate static voltages as the thresholds for the comparators, but it does not guarantee the performance of generating waveforms by dynamically changing the code values.

For the specific details of channel selection of the comparators, please refer to Section 3.4.

- Rail-to-rail input
- Offset voltage less than 10mV
- 50 ns typical corresponding time
- Programmable hysteresis
- Output with digital filter
- Phase comparison
- Compare the upper and lower boundaries (threshold can be matched) to realize overcurrent detection, and the result can be used to trigger PWM TZ event
- The output voltage of the 10-bit DAC is: $V_{\text{D VDD}} / 1024 \times \text{Code}$

Please see [Table 5-16](#) and [Table 5-17](#) for analog comparator and DAC characteristics.

2.21 PWM

The SPC1128 supports 4 PWM modules (8 output channels) capable of independently generating complex waveforms without CPU intervention. Key features include:

- Dedicated 16-bit timer with independent period/frequency control
- Dual outputs per module, supporting:
 - Single-edge operation
 - Dual-edge symmetric operation
 - Dual-edge asymmetric operation
- Event-triggered capabilities:
 - CPU interrupts
 - ADC conversion initiation
- Programmable phase control (lead/lag) relative to other PWM modules
- Dead-time generation with independent rise/fall edge delay control
- Protection modes:
 - Cycle-by-cycle or one-shot lockdown
 - Configurable forced output states during lockdown (high/low/high-Z)
- Trigger integration:
 - Comparator outputs and lockdown inputs can generate events or trigger protection conditions

2.22 ECAP

The SPC1128 incorporates one ECAP module with the following characteristics:

- Flexible input capture pin selection: Any GPIO can be configured as a capture pin
- 32-bit timer-based counter
- Four 32-bit timestamp capture registers
- 4-level sequencer synchronized with external events
- Independent edge polarity selection (rising/falling edge) for all 4 events
- Interrupt support for all 4 events

2.23 Cyclic redundancy check (CRC)


The SPC1128 integrates a dedicated hardware CRC unit for data transmission/storage integrity verification, featuring:

- 32-bit parallel data stream input
- Support up to 2^{32} bytes length for CRC calculation
- Support for 5 standard CRC polynomials

3 Pinout and pin description

3.1 LQFP32

Figure 3-1: SPC1128 LQFP32 pinout



[1] The figure above shows top view for the package.

[2] **Note:** when TRSTn is high, GPIO38 ~ GPIO39 may be used for debug interface, cannot be reconfigured for other functions.

Table 3-1: SPC1128 QFN38 pin definitions

Pin	Signal	Sub-Type ^[1]	Description
1	XRSTn	I	Chip reset pin, active low
2	GPIO40 (ISP)	I/O	General-purpose input/output 40 (boot mode selection pin)
	SPI_SCLK	I/O	SPI clock input/output
	UART_TXD	O	UART transmit data
	DCLK	O	Clock output for monitoring by the CLKDET module
	EPWRTZ0	O	Step-down DC-DC converter error signal 0 output
	EPWRTZ1	O	Step-down DC-DC converter error signal 1 output
3	GPIO0	I/O	General-purpose input/output 0
	ANA_IN0	AI	ADC channel 0 input
	COMP0L	O	Comparator COMP0L result output
4	GPIO1	I/O	General-purpose input/output 1
	ANA_IN1	AI	ADC channel 1 input
	COMP0H	O	Comparator COMP0H result output
5	GPIO2	I/O	General-purpose input/output 2
	ANA_IN2	AI	ADC channel 2 input
	COMP1H	O	Comparator COMP1H result output
6	GPIO3	I/O	General-purpose input/output 3
	ANA_IN3	AI	ADC channel 3 input
	COMP0L	O	Comparator COMP0L result output
7	DPGA0P	AI	Programmable gain amplifier 0 positive input
8	DPGA0N	AI	Programmable gain amplifier 0 negative input
9	DPGA1P	AI	Programmable gain amplifier 1 positive input
10	DPGA1N	AI	Programmable gain amplifier 1 negative input
11	GPIO10	I/O	General-purpose input/output 4
	ANA_IN10	AI	ADC channel 4 input
	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	I/O	SPI master input, slave output
	COMP1H	O	Comparator COMP1H result output
12	GPIO11	I/O	General-purpose input/output 11
	ANA_IN11	AI	ADC channel 11 input
	SPI_MISO	I/O	SPI master input, slave output
	SPI_MOSI	I/O	SPI master output, slave input
	DCLK	O	CLKDET module monitoring clock output
	EPWRTZ0	O	Step-down DC-DC converter error signal output
	COMP0L	O	Comparator COMP0L result output
13	DVDD	S	Digital power supply, add 10uF and 0.1uF bypass ceramic capacitors to DVSS
14	VCAP12A	S	1.2V power supply, add 2.2uF and 0.1uF bypass ceramic capacitors to DVSS
15	DVSS	S	Digital ground
16	GPIO17	I/O	General-purpose input/output 17
	XIN	AI/I	External oscillator input
	UART_RXD	I	UART receive data
	UART_TXD	O	UART transmit data

Pin	Signal	Sub-Type ^[1]	Description
	PWM2B	O	PWM2 output B
	PWM5B	O	PWM5 output B
	SPI_SCLK	I/O	SPI clock input/output
17	GPIO18	I/O	General-purpose input/output 18
	PWM3A	O	PWM3 output A
	COMP0L	O	Comparator COMP0L result output
18	GPIO19	I/O	General-purpose input/output 19
	PWM4A	O	PWM4 output A
	PWM3B	O	PWM3 output B
	COMP0H	O	Comparator COMP0H result output
19	GPIO26	I/O	General-purpose input/output 26
	COMP1H	O	Comparator COMP1H result output
	PWM5A	O	PWM5 output A
	PWM4A	O	PWM4 output A
20	GPIO27	I/O	General-purpose input/output 27
	COMP0L	O	Comparator COMP0L result output
	PWM3B	O	PWM3 output B
	PWM4B	O	PWM4 output B
21	GPIO28	I/O	General-purpose input/output 28
	COMP0H	O	Comparator COMP0H result output
	PWM4B	O	PWM4 output B
	PWM5A	O	PWM5 output A
22	GPIO29	I/O	General-purpose input/output 29
	COMP1H	O	Comparator COMP1H result output
	PWM5B	O	PWM5 output B
	PWM5B	O	PWM5 output B
23	VDDG	S	7~25V power input, add at least 2.2uF bypass ceramic capacitor to DVSS
24	SW_DCDC	S	DC-DC switching node, add 10uH inductor to DVDD. The saturation current of the inductor needs to be greater than 600mA.
25	DVSS	S	Digital ground
26	DVDD	S	Digital power supply, add 10uF and 0.1uF bypass ceramic capacitors to DVSS
27	VCAP12B	S	1.2V power supply, add 0.1uF bypass ceramic capacitor to DVSS
28	GPIO34	I/O	General-purpose input/output 34
	UART_TXD	O	UART transmit data
	UART_RXD	I	UART receive data
	I2C_SDA	I/O	I2C data
	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	I/O	SPI master input, slave output
	I2C_SCL	I/O	I2C clock
29	GPIO35	I/O	General-purpose input/output 35
	UART_RXD	I	UART receive data
	UART_TXD	O	UART transmit data

Pin	Signal	Sub-Type ^[1]	Description
	I2C_SCL	I/O	I2C clock
	SPI_MISO	I/O	SPI master input, slave output
	SPI_MOSI	I/O	SPI master output, slave input
	I2C_SDA	I/O	I2C data
30	GPIO38	I/O	General-purpose input/output 38
	SWD	I/O	SWD debug interface data signal
	I2C_SDA	I/O	I2C data
	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	I/O	SPI master input, slave output
	PWM2A	O	PWM2 output A
	SPI_SCLK	I/O	SPI clock input/output
	Note: When TRSTn is high, this pin is always used as SWD and cannot be configured to other functions.		
31	GPIO39	I/O	General-purpose input/output 39
	SWCK	I	SWD debug interface clock signal
	I2C_SCL	I/O	I2C clock
	SPI_MISO	I/O	SPI master input, slave output
	SPI_MOSI	I/O	SPI master output, slave input
	PWM2B	O	PWM2 output B
	SPI_SFRM	I/O	SPI frame signal
	Note: When TRSTn is high, this pin is always used as SWCK and cannot be configured to other functions.		
32	TRSTn	I	SWD reset pin, resets SWD when low


[1] I = digital input, O = digital output, AI = analog input, AO = analog output, S = power supply.

[2] Any GPIO pin can be configured for ECAP input and output.

[3] VCAP12A and VCAP12B are internally generated and do not require external connection.

3.2 QFN32

Figure 3-2: SPC1128 QFN32 pinout



- [1] The figure above shows top view for the package.
- [2] **Note:** when TRSTn is high, GPIO38 ~ GPIO39 may be used for debug interface, cannot be reconfigured for other functions.

Table 3-2: SPC1128 QFN38 pin definitions

Pin	Signal	Sub-Type ^[1]	Description
1	GPIO40 (ISP)	I/O	General-purpose input/output 40 (boot mode selection pin)
	SPI_SCLK	I/O	SPI clock input/output
	UART_TXD	O	UART transmit data
	DCLK	O	Clock output for monitoring by the CLKDET module
	EPWRTZ0	O	Step-down DC-DC converter error signal 0 output
	EPWRTZ1	O	Step-down DC-DC converter error signal 1 output
2	GPIO0	I/O	General-purpose input/output 0
	ANA_IN0	AI	ADC channel 0 input
	COMP0L	O	Comparator COMP0L result output
3	GPIO1	I/O	General-purpose input/output 1
	ANA_IN1	AI	ADC channel 1 input
	COMP0H	O	Comparator COMP0H result output
4	GPIO2	I/O	General-purpose input/output 2
	ANA_IN2	AI	ADC channel 2 input
	COMP1H	O	Comparator COMP1H result output
5	GPIO3	I/O	General-purpose input/output 3
	ANA_IN3	AI	ADC channel 3 input
	COMP0L	O	Comparator COMP0L result output
6	GPIO4	I/O	General-purpose input/output 4
	ANA_IN4	AI	ADC channel 4 input
	COMP0H	O	Comparator COMP0H result output
7	GPIO32	I/O	General-purpose input/output 32
	ANA_IN32	AI	ADC channel 32 input (only for low-speed, low-precision signals)
	SPI_SFRM	I/O	SPI frame signal
	UART_RXD	I	UART receive data
	PWM4A	O	PWM4 output A
	EPWRTZ0	O	Step-down DC-DC converter error signal 0 output
	UART_TXD	O	UART transmit data
8	DPGA0P	AI	Differential programmable gain amplifier 0 positive input
9	DPGA0N	AI	Differential programmable gain amplifier 0 negative input
10	DPGA1P	AI	Differential programmable gain amplifier 1 positive input
11	DPGA1N	AI	Differential programmable gain amplifier 1 negative input
12	GPIO10	I/O	General-purpose input/output 4
	ANA_IN10	AI	ADC channel 4 input
	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	I/O	SPI master input, slave output
	COMP1H	O	Comparator COMP1H result output
13	GPIO11	I/O	General-purpose input/output 11
	ANA_IN11	AI	ADC channel 11 input
	SPI_MISO	I/O	SPI master input, slave output
	SPI_MOSI	I/O	SPI master output, slave input
	DCLK	O	CLKDET module monitoring clock output
	EPWRTZ0	O	Step-down DC-DC converter error signal output
	COMP0L	O	Comparator COMP0L result output

Pin	Signal	Sub-Type ^[1]	Description
14	DVDD	S	Digital power supply, add 10uF and 0.1uF bypass ceramic capacitors to DVSS
15	VCAP12A	S	1.2V power supply, add 2.2uF and 0.1uF bypass ceramic capacitors to DVSS
16	GPIO17	I/O	General-purpose input/output 17
	XIN	AI/I	External oscillator input
	UART_RXD	I	UART receive data
	UART_TXD	O	UART transmit data
	PWM2B	O	PWM2 output B
	PWM5B	O	PWM5 output B
	SPI_SCLK	I/O	SPI clock input/output
17	GPIO18	I/O	General-purpose input/output 18
	PWM3A	O	PWM3 output A
	COMP0L	O	Comparator COMP0L result output
18	GPIO19	I/O	General-purpose input/output 19
	PWM4A	O	PWM4 output A
	PWM3B	O	PWM3 output B
	COMP0H	O	Comparator COMP0H result output
19	GPIO26	I/O	General-purpose input/output 26
	COMP1H	O	Comparator COMP1H result output
	PWM5A	O	PWM5 output A
	PWM4A	O	PWM4 output A
20	GPIO27	I/O	General-purpose input/output 27
	COMP0L	O	Comparator COMP0L result output
	PWM3B	O	PWM3 output B
	PWM4B	O	PWM4 output B
21	GPIO28	I/O	General-purpose input/output 28
	COMP0H	O	Comparator COMP0H result output
	PWM4B	O	PWM4 output B
	PWM5A	O	PWM5 output A
22	GPIO29	I/O	General-purpose input/output 29
	COMP1H	O	Comparator COMP1H result output
	PWM5B	O	PWM5 output B
	PWM5B	O	PWM5 output B
23	VDDG	S	7~25V power input, add at least 2.2uF bypass ceramic capacitor to DVSS
24	SW_DCDC	S	DC-DC switching node, add 10uH inductor to DVDD, the saturation current of the inductor needs to be greater than 600mA
25	DVDD	S	Digital power supply, add 10uF and 0.1uF bypass ceramic capacitors to DVSS
26	VCAP12B	S	1.2V power supply, add 0.1uF bypass ceramic capacitor to DVSS
27	GPIO34	I/O	General-purpose input/output 34
	UART_TXD	O	UART transmit data
	UART_RXD	I	UART receive data

Pin	Signal	Sub-Type ^[1]	Description
	I2C_SDA	I/O	I2C data
	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	I/O	SPI master input, slave output
	I2C_SCL	I/O	I2C clock
28	GPIO35	I/O	General-purpose input/output 35
	UART_RXD	I	UART receive data
	UART_TXD	O	UART transmit data
	I2C_SCL	I/O	I2C clock
	SPI_MISO	I/O	SPI master input, slave output
	SPI_MOSI	I/O	SPI master output, slave input
	I2C_SDA	I/O	I2C data
29	GPIO38	I/O	General-purpose input/output 38
	SWD	I/O	SWD debug interface data signal
	I2C_SDA	I/O	I2C data
	SPI_MOSI	I/O	SPI master output, slave input
	SPI_MISO	I/O	SPI master input, slave output
	PWM2A	O	PWM2 output A
	SPI_SCLK	I/O	SPI clock input/output
	Note: When TRSTn is high, this pin is always used as SWD and cannot be configured to other functions.		
30	GPIO39	I/O	General-purpose input/output 39
	SWCK	I	SWD debug interface clock signal
	I2C_SCL	I/O	I2C clock
	SPI_MISO	I/O	SPI master input, slave output
	SPI_MOSI	I/O	SPI master output, slave input
	PWM2B	O	PWM2 output B
	SPI_SFRM	I/O	SPI frame signal
	Note: When TRSTn is high, this pin is always used as SWCK and cannot be configured to other functions.		
31	TRSTn	I	SWD reset pin, resets SWD when low
32	XRSTn	I	Chip reset pin, active low

[1] I = digital input, O = digital output, AI = analog input, AO = analog output, S = power supply.

[2] Any GPIO pin can be configured for ECAP input and output.

[3] VCAP12A and VCAP12B are internally generated and do not require external connection.

3.3 ADC input channel selection

Table 3-3: ADC input channel selection

Option	SHINSELP		SHINSELN	
	SH0	SH1	SH0	SH1
0	GND		GND	
1	TSENSOR_P	ANA_IN32 ^[1]	TSENSOR_N	DAC2
2	DPGA0_OUTP	DPGA1_OUTP	DPGA0_OUTN	DPGA1_OUTN
3	VDD33	VDD12	DAC0	DAC1
4	ANA_IN0	ANA_IN2	ANA_IN1	ANA_IN3
5	ANA_IN1	ANA_IN3	ANA_IN0	ANA_IN2
6	ANA_IN4 ^[1]	ANA_IN4 ^[1]	D2SBUF0	D2SBUF1
7	ANA_IN10		ANA_IN11	

[1] Only for QFN32 package.

3.4 Comparator input channel selection

Table 3-4: Comparator input channel selection

INSEL	COMP0L		COMP0H		COMP1H	
	Input signal	Reference signal	Input signal	Reference signal	Input signal	Reference signal
0	D2SBUF0	DAC1	D2SBUF0	DAC0	D2SBUF0	DAC2
1	D2SBUF1	DAC1	D2SBUF1	DAC0	D2SBUF1	DAC2
2	ANA_IN0	DAC1	ANA_IN0	DAC0	ANA_IN0	DAC2
3	ANA_IN1	DAC1	ANA_IN1	DAC0	ANA_IN1	DAC2
4	ANA_IN2	DAC1	ANA_IN2	DAC0	ANA_IN2	DAC2
5	ANA_IN3	DAC1	ANA_IN3	DAC0	ANA_IN3	DAC2
6	ANA_IN10	DAC1	ANA_IN10	DAC0	ANA_IN10	DAC2
7	ANA_IN11	DAC1	ANA_IN11	DAC0	ANA_IN11	DAC2

3.5 GPIO pin function and state after reset

Table 3-5: GPIO pin function and state after reset


Pin Name	Default Function	Default State
GPIO0	ANA_IN0	Floating
GPIO1	ANA_IN1	Floating
GPIO2	ANA_IN2	Floating
GPIO3	ANA_IN3	Floating
GPIO4 ^[1]	ANA_IN4	Floating
GPIO10	ANA_IN10	Floating
GPIO11	ANA_IN11	Floating
GPIO17	GPIO17	Floating
GPIO18	GPIO18	Floating
GPIO19	GPIO19	Floating
GPIO26	GPIO26	Floating
GPIO27	GPIO27	Floating
GPIO28	GPIO28	Floating
GPIO29	GPIO29	Floating
GPIO32 ^[1]	GPIO32	Floating
GPIO34	GPIO34	Pull-up
GPIO35	GPIO35	Pull-up
GPIO38	GPIO38	Floating
GPIO39	GPIO39	Floating
GPIO40	GPIO40/ISP	Pull-up

[1] Only for QFN32 package.

4 Memory mapping

The memory map of SPC1128 is shown in [Figure 4-1](#).

Figure 4-1: Memory map



5 Electrical characteristics

5.1 Absolute maximum ratings

Table 5-1: Absolute maximum ratings^{[1][2]}

Symbol	Parameter	Min	Max	Unit
V_{VDDG}	Buck DC-DC supply voltage, relative to V_{DVSS}	7.0	30	V
$I_{DC-DC(VALLY)}$	Buck output valley current	—	400	mA
V_{DVDD}	Supply voltage, relative to V_{DVSS}	-0.3	4.6	V
V_{IN}	Input voltage ($V_{DVDD} = 3.3V$)	-0.3	4.6	V
V_O	Output voltage	-0.3	4.6	V
I_{IC}	Input clamp current	-20	+20	mA
I_{OC}	Output clamp current	-20	+20	mA
T_J	Junction temperature ^[3]	-40	+125	°C
T_A	Ambient temperature ^[3]	-40	+105	°C
T_{stg}	Storage Temperature ^[3]	-65	+150	°C

[1] Stresses outside the absolute maximum rating range may cause permanent damage to the device. These values are only rated stresses and do not imply that the device functions properly under these conditions.

[2] Unless otherwise stated, all voltages are based on V_{DVSS} .

[3] Long-term high temperature storage or use under maximum temperature conditions may reduce the lifetime of the device.

5.2 Recommended operating conditions

Table 5-2: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{VDDG}	Digital supply voltage	—	7.0	15	25	V
V_{DVDD}	Analog supply voltage	—	2.97	3.3	3.63	V
V_{IH}	High level input voltage	$V_{DVDD} = 3.3 V$	2.0	—	$V_{DVDD} + 0.3$	V
$T_J^{[1]}$	Temperature of junction	—	-40	—	+125	°C
T_A	Ambient temperature	—	-40	—	+105	°C

[1] All properties were measured at $T_J = -40$ to $+125$ °C in subsequent sections unless otherwise noted.

5.3 I/O Electrical characteristics

Table 5-3: IO Electrical characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{OH}	High level output voltage	$I_{OH} = I_{OH(MAX)}$	$V_{DVDD} - 0.5$	—	—	V
V_{OL}	Low output voltage	$I_{OL} = I_{OL(MAX)}$	—	—	0.4	V
V_{IH}	High level input voltage	$V_{DVDD} = 3.3\text{ V}$	2.0	—	$V_{DVDD} + 0.3$	V
V_{IL}	Low input voltage	$V_{DVDD} = 3.3\text{ V}$	$V_{DVSS} - 0.3$	—	0.8	V
I_{OH}	When $V_{OH} = V_{OH(MIN)}$, the high level output, source current	STRENGTH = 0 STRENGTH = 1 STRENGTH = 2 STRENGTH = 3	—	—	4.5 9 13.5 18	mA
I_{OL}	When $V_{OL} = V_{OL(MAX)}$, the low level output, sink current	STRENGTH = 0 STRENGTH = 1 STRENGTH = 2 STRENGTH = 3	—	—	4.5 9 13.5 18	mA
I_{IL}	Low input current (Pin pull up and pull down are disabled)	$V_{DVDD} = 3.3\text{ V}$ $V_{IH} = 0\text{ V}$	—	—	2	uA
I_{IH}	High level input current (Pin pull up and pull down are disabled)	$V_{DVDD} = 3.3\text{ V}$ $V_{IH} = V_{DVDD}$	—	—	2	uA
ΣI_{OH}	sum of output source current for each I/O group ^[1]	—	—	—	80	mA
ΣI_{OL}	sum of input sink current for each I/O group ^[1]	—	—	—	80	mA
R_{PU}	Input pull-up resistor	$V_{IN}=0\text{ V}$	—	41	—	k Ω
R_{PD}	Input pull-down resistor	$V_{IN}=V_{DVDD}$	—	42	—	k Ω

[1] I/Os between two adjacent 3.3V power pins form a group.

5.4 Buck DC-DC Power Supply Characteristics

Table 5-4: Buck DC-DC Power Supply Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{th1}(VDDGUV)$	VDDG undervoltage trigger threshold	—	—	5.4	—	V
$V_{th0}(VDDGUV)$	VDDG undervoltage relief threshold	—	—	5.9	—	V
V_{SW_DCDC}	DC/DC output voltage	—	3.15	3.3	3.45	V
$R_{DS(on)(HS)}$	DC/DC high side conduction resistance value	—	—	1.78	—	Ω
$R_{DS(on)(LS)}$	DC/DC low edge conduction resistance values	—	—	0.576	—	Ω
η	Efficiency	200mA@ $V_{VDDG} = 15V$	—	83	—	%
I_{clamp}	Current limiting threshold	—	—	400	—	mA

Figure 5-1: Switching power efficiency ($T_A = 25^\circ C$)





Figure 5-2: Switching power efficiency as a function of temperature (DVDD load current of 500mA)



5.5 Power consumption

Typical current consumption

In working mode, SPC1128 is in the following states:

- All input/output pins are in input mode and remain disconnected;
- All peripherals (including analog modules) are enabled;
- All peripheral clocks are as fast as HCLK (split at 1) except SPI (Max 62.5MHz), I2C (Max 62.5MHz), and DGCLK (Max 62.5MHz);
- All clock modules are enabled;
- The system clock source is the PLL clock.

In sleep mode, SPC1128 is in the following states:

- All input/output pins are in input mode and remain disconnected;
- All peripherals (including analog modules) have no clock input or are disabled;
- Clock modules (PLL, RCO1 and XO) are disabled;
- The 1.2V LDO is turned off to 0V.

The typical current consumption of SPC1128 measured from a 15V DVDD is shown in [Table 5-5](#).

Table 5-5: SPC1128 Typical Current Consumption (running in FLASH)

Mode	Conditions		Typ.		Unit
	f_{CPU}	f_{pll}	RCO as clock source	XO as clock source	
Operation	125MHz	125MHz	8.607	9.371	mA
	100MHz	100MHz	8.152	8.920	mA
	75MHz	75MHz	7.865	8.625	mA
	50MHz	50MHz	7.409	8.168	mA
	32MHz	32MHz	6.137	6.910	mA
Idle	125kHz		1.407		
Sleep	–	–	0.519		mA

[1] The measurement conditions for typical values are $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DDG} = 15\text{ V}$.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is shown in Table 5-6. The MCU is in the following state:

- All input/output pins are in input mode and remain disconnected;
- All peripherals (including analog peripherals, RCO and XO) are disabled without further explanation;
- The given value is calculated from the measured current consumption;
- All peripheral clocks are disabled;
- Only one peripheral is enabled;

Table 5-6: Peripheral current consumption

Peripheral ^[1]	Conditions	Typ ^[2]	Unit
BOD	RCO is the system clock source. All other peripherals are in the default state.	11	uA
ADC	PLL clock is the system clock source. All peripheral clocks are as fast as HCLK. $f_{HCLK} = 125\text{ MHz}$ and $f_{PLL} = 125\text{ MHz}$	2.577	mA
T-sensor		104	uA
DPGA ^[3]		1.288	mA
ADC		163	uA
COMP		154	uA
UART	The UART clock is 125MHz and 38400 bps	93	uA
I2C	The I2C clock is 62.5MHz and 2Mbps	98	uA
SPI	The SPI clock is 62.5MHz at 30Mbps	27	uA
PWM	The PWM clock is 125MHz	288	uA
ECAP	The ECAP clock is 125MHz	26	uA
WDT	The watchdog WDT clock is 125MHz	32	uA
Timer	The timer clock is 125MHz	46	uA
CRC	The CRC clock is 125MHz	6	uA
FLASH	The HCLK clock is 125MHz	1.002	mA
XO	The RCO is used as the PLL clock source, and the PLL is used as the clock source of the CPU with $f_{PLL}=125\text{MHz}$	744	uA
RCO	The XO is used as the PLL clock source, and the PLL is used as the clock source of the CPU with $f_{PLL}=125\text{MHz}$	30	uA
PLL	The RCO acts as the clock source for the CPU with $f_{PLL}=125\text{MHz}$	180	uA

[1] When the peripheral has more than one module, the above current value is the consumption of all modules. For example, the PWM current value of 288uA represents the total consumption of all the PWM modules.

[2] The measurement conditions for typical values are $T_A = 25\text{ }^{\circ}\text{C}$, $DVDD = 15\text{ V}$.

[3] The DPGA module includes the consumption of the D2S buffer when tested.

5.6 Internal 1.2V regulator characteristics

Table 5-7: Internal 1.2V regulator characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DVDD}	Supply voltage	—	2.97	3.3	3.63	V
V_{VCAP12}	Output voltage	No load	—	1.22	—	V
$I_{load(max)}$	Maximum load	—	—	—	70	mA
ΔV_{VCAP12}	Load adjustment ratio	load current 70mA	—	15	30	mV
$C_{load(ext)}$	Load capacitance	—	—	2.2+0.1+0.1	—	uF
I_{clamp}	Current of clamp	Work as usual	130	170	—	mA
		Startup	—	30	—	mA
I_{on}	Current of operation	—	—	50	—	uA

5.7 BOD Characteristics

Table 5-8: BOD Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DVDD}	Supply voltage	—	2.97	3.3	3.63	V
$V_{th1(VDD33OV)}$	DVDD overvoltage trigger threshold	—	—	3.66	—	V
$V_{th0(VDD33OV)}$	DVDD overvoltage revocation threshold	—	—	3.53	—	V
$V_{th1(VDD33UV)}$	DVDD undervoltage trigger threshold	—	—	2.94	—	V
$V_{th0(VDD33UV)}$	DVDD undervoltage revocation threshold	—	—	3.03	—	V
$V_{th1(VDD12OV)}$	VCAP12 overvoltage trigger threshold	—	—	1.36	—	V
$V_{th0(VDD12OV)}$	VCAP12 overvoltage revocation threshold	—	—	1.33	—	V
$V_{th1(VDD12UV)}$	VCAP12 undervoltage trigger threshold	—	—	1.07	—	V
$V_{th0(VDD12UV)}$	VCAP12 undervoltage revocation threshold	—	—	1.10	—	V
I_{on}	Current of operation	—	—	91.2	—	uA

5.8 RCO Characteristics

Table 5-9: RCO Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DVDD}	Supply voltage	—	2.97	3.3	3.63	V
f_{RCO}	RCO frequency	$T_J = 25^{\circ}\text{C}$	—	32	—	MHz
ACC_{RCO}	f_{RCO} accuracy (f_{RCO} variation versus temperature)	$T_J = -40\sim 125^{\circ}\text{C}$	-1.5	—	1.5	%
I_{on}	Current of operation	—	—	149.8	—	μA

5.9 PLL Characteristics

Table 5-10: PLL Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DVDD}	Supply voltage	—	2.97	3.3	3.63	V
f_{VCO}	VCO frequency	—	400	—	600	MHz
f_{PFD}	Phase detector input frequency	—	4	—	8	MHz
t_{settle}	Setup time	—	—	—	15	μs
I_{on}	Current of operation	—	—	440	—	μA

5.10 External Crystal oscillator (XO) Characteristics

Table 5-11: XO Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{XO}	External Crystal oscillator frequency	—	4	—	32	MHz

5.11 13-bit ADC Characteristics

Table 5-12: ADC Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DVDD}	Analog supply voltage	–	2.97	3.3	3.63	V
N_R	Resolution	No missing codes (monotonic)	–	13	–	bits
t_{sample}	Sampling time	–	200	–	–	ns
$t_{convert}$	Conversion time	–	250	–	–	ns
V_{in}	Input voltage range	–	0	–	V_{DVDD}	V
V_{FS}	Full scale voltage	–	–	3.339	–	V
V_{ref}	Voltage reference	–	1.194	1.2	1.206	V
I_{on}	Current of operation	$V_{DVDD} = 3.3\text{ V}$	–	8	12	mA
INL	Integral linear error	–	-3.0	–	3.0	LSB
DNL	Differential linear error	–	-1.0	–	1.0	LSB
E_{offset}	Offset error ^[1]	Calibration at $T_J = 25^\circ\text{C}$	-2	–	2	LSB
E_{gain}	Gain error ^[1]		-4	–	4	LSB
T_{coef}	ADC temperature coefficient based on internal reference	–	–	35	–	ppm/ $^\circ\text{C}$
$ENOB_{DC}$	Number of significant bits (DC input)	–	–	11.8	–	bits
SNR	Signal to noise ratio	$f_{in} = 10\text{ kHz}$ $V_{in} = 0.94\text{ FS}$ $N = 8192$ Select XO as clock source	–	72.5	–	dBFS
THD	Total harmonic distortion		–	-86.9	–	dBFS
ENOB	Number of significant bits		–	11.7	–	bit
SFDR	Spurious free dynamic range		–	90.4	–	dBFS
SNR	Signal to noise ratio	$f_{in} = 100\text{ kHz}$ $V_{in} = 0.94\text{ FS}$ $N = 8192$ Select XO as clock source	–	72.3	–	dBFS
THD	Total harmonic distortion		–	-88.5	–	dBFS
ENOB	Number of significant bits		–	11.8	–	bit
SFDR	Spurious free dynamic range		–	89.2	–	dBFS
SNR	Signal to noise ratio	$f_{in} = 10\text{ kHz}$ $V_{in} = 0.94\text{ FS}$ $N = 8192$ Select RCO as clock source	–	65.7	–	dBFS
THD	Total harmonic distortion		–	-90.6	–	dBFS
ENOB	Number of significant bits		–	10.6	–	bit
SFDR	Spurious free dynamic range		–	69.5	–	dBFS
SNR	Signal to noise ratio	$f_{in} = 100\text{ kHz}$ $V_{in} = 0.94\text{ FS}$ $N = 8192$ Select RCO as clock source	–	66.2	–	dBFS
THD	Total harmonic distortion		–	-88.2	–	dBFS
ENOB	Number of significant bits		–	10.65	–	bit
SFDR	Spurious free dynamic range		–	70.97	–	dBFS

[1] Design-verified parameter (not production-tested).

[2] The offset and gain can be automatically calibrated by hardware.

5.12 DPGA Characteristics

Table 5-13: DPGA Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{in}	Differential input voltage range	–	-2.7/G	–	+2.7/G	V
V_{out}	Output voltage range	–	0.3	–	$V_{DD}-0.3$	V
R_{in}	Input impedance	–	–	4	–	k Ω
G	Gain	Differential mode	2/4/8/16/24/32/48/64			-
E_{gain}	Error of gain	Differential gain = 2	-1.5	–	1.5	%
		Differential gain = 16	-1	–	1	%
		Differential gain = 64	-1	–	1	%
V_{offset}	Offset	Differential gain = 2	-3	–	9	mV
		Differential gain = 16	-2	–	4	mV
		Differential gain = 64	-2	–	4	mV
V_{CM}	Common mode input voltage range	Differential gain = 2	-1.5	–	2	V
		Differential gain = 4	-0.9	–	2	V
		Differential gain = 8	-0.75	–	2	V
		Differential gain = 16	-0.6	–	2	V
		Differential gain = 24	-0.57	–	2	V
		Differential gain = 32	-0.55	–	2	V
		Differential gain = 48	-0.52	–	2	V
		Differential gain = 64	-0.5	–	2	V
t_{settle}	Settle time ^[1]	Differential gain = 2	–	313.7	441.6	ns
		Differential gain = 4	–	303.1	425.5	ns
		Differential gain = 8	–	268.4	423.8	ns
		Differential gain = 16	–	376.7	604.7	ns
		Differential gain = 24	–	355.8	598.9	ns
		Differential gain = 32	–	442.9	742.3	ns
		Differential gain = 48	–	628.0	1061.0	ns
		Differential gain = 64	–	813.3	1378.0	ns
GBW	Gain bandwidth ^[2]	Differential gain = 2	6	9.68	–	MHz
		Differential gain = 4	3.8	6.07	–	MHz
		Differential gain = 8	2.56	3.45	–	MHz
		Differential gain = 16	1.37	1.85	–	MHz
		Differential gain = 24	1.23	1.63	–	MHz
		Differential gain = 32	0.93	1.23	–	MHz
		Differential gain = 48	0.63	0.83	–	MHz
		Differential gain = 64	0.4	0.63	–	MHz
SR	Swing rate ^[3]	Differential gain = 2	15	21	30	V/ μ s
		Differential gain = 4	15	21	30	V/ μ s
		Differential gain = 8	14.5	21	30	V/ μ s
		Differential gain = 16	11.2	18.9	29.7	V/ μ s
		Differential gain = 24	12.57	21	33.4	V/ μ s
		Differential gain = 32	9.25	18.4	31.8	V/ μ s
		Differential gain = 48	6.1	11.5	25	V/ μ s
		Differential gain = 64	4.6	8.6	17.6	V/ μ s

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ENOB _{DC}	Number of significant bits (DC input)	Differential gain = 2	—	11.93	—	bits
		Differential gain = 16	—	11.57	—	bits
		Differential gain = 64	—	10.94	—	bits
SNR	Signal to noise ratio $f_{in} = 10\text{kHz}$	Differential gain = 2	—	72.2	—	dBFS
		Differential gain = 16	—	71.1	—	dBFS
		Differential gain = 64	—	64.8	—	dBFS
THD	Total harmonic distortion $f_{in} = 10\text{kHz}$	Differential gain = 2	—	79.59	—	dBFS
		Differential gain = 16	—	81.29	—	dBFS
		Differential gain = 64	—	78.47	—	dBFS
CMRR _{DC}	Common Mode Rejection Ratio (DC input)	Differential gain = 2	—	-59.7	—	dBFS
		Differential gain = 16	—	-52.6	—	dBFS
		Differential gain = 64	—	-61	—	dBFS
PSRR _{DC}	Power rejection ratio (DC input)	Differential gain = 2	—	-72.8	—	dBFS
		Differential gain = 16	—	-84.9	—	dBFS
		Differential gain = 64	—	-93.4	—	dBFS
I _{on}	Current consumption	Differential gain = 2	—	1.215	—	mA
		Differential gain = 16	—	1.096	—	mA
		Differential gain = 64	—	1.152	—	mA

- [1] Setup time refers to the time when the step input to output is set up to 98%. The corresponding differential output is from -2.7V to 2.7V (VDVDD = 3.3V). This index is guaranteed by design.
- [2] GBW data is guaranteed by design.
- [3] SR data refers to the output signal from 10% to 90% of the swing rate, guaranteed by the design.



Figure 5-3: Settle time versus Gain relationship (DPGA)

Figure 5-4: ENOB_{DC} versus Gain relationship (DPGA)


Figure 5-5: SNR versus Gain relationship (DPGA)







Figure 5-6: THD versus Gain relationship (DPGA)


Figure 5-7: CMRR_{DC} versus Gain relationship (DPGA)

Figure 5-8: PSRR_{DC} versus Gain relationship (DPGA)


5.13 D2S buffer Characteristics

Table 5-14: D2S buffer Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DVDD}	Supply voltage	—	2.97	3.3	3.63	V
V_{out}	Output voltage range	—	0.3	—	$V_{DVDD} - 0.3$	V
t_{settle}	Settle time ^[1]	—	—	10	—	ms
E_{offset}	Error of offset	—	—	10	—	mV
E_{gain}	Error of gain	—	—	1	—	%
C_L	Capacitive load	—	—	1	—	uF
I_{on}	Current consumption	—	—	1.14	—	mA

[1] The settle time is measured by adding an external RC filter circuit, and typical values are: $R = 1k\Omega$, $C = 1\mu F$.

[2] Design-verified parameter (not production-tested).

5.14 T-sensor Characteristics

Table 5-15: Tsensor Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DVDD}	3.3V supply voltage	—	2.97	3.3	3.63	V
T_{slope}	Resolution	13-bit ADC converted to full amplitude 3.339V	—	—	1.74	°C/LSB
E_T	Error of temperature	-40°C ~ +125°C	-12	—	12	°C
T_{stup}	Startup time	—	—	4.00	—	us
T_{acq}	Time of capture	—	—	0.62	—	us
I_{on}	Current of operation	—	—	97.67	—	uA

5.15 COMP Characteristics

Table 5-16: COMP Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DVDD}	Supply voltage	—	2.97	3.3	3.63	V
V_{in}	Input voltage range	—	0	—	V_{DVDD}	V
$V_{offset}^{[1]}$	Offset voltage (hysteresis voltage gear 0)	$V_{DVDD} = 3.3V$ $T_J = 25^{\circ}C$ 1.65V commom-mode input	-10	—	10	mV
V_{hyst}	Hysteresis voltage gear 0		—	0	—	mV
	Hysteresis voltage gear 1		—	13	—	mV
	Hysteresis voltage gear 2		—	25	—	mV
	Hysteresis voltage gear 3		—	37	—	mV
t_d	Delay time From comparator reaction to PWM asynchronous shutdown (hysteresis voltage gear 0)		—	50	—	ns
I_{on}	Current of operation	—	—	59.4	—	uA

[1] Design-verified parameter (not production-tested).

5.16 Internal 10-bit DAC Characteristics

Table 5-17: DAC Characteristics ^[1]

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DVDD}	Supply voltage	—	2.97	3.3	3.63	V
N	resolution	monotonic	—	10	—	bit
V_{FS}	Full scale value	—	0	—	V_{DVDD}	V
DNL ^[2]	Differential nonlinear error	—	-0.5	—	0.5	LSB
INL ^[2]	Integral nonlinear error	—	-1	—	1	LSB
$E_{offset}^{[2]}$	Error of offset	—	-10	—	10	mV
$t_{settle}^{[2]}$	DAC setup time	—	—	—	1	us
I_{on}	Current of operation	—	—	96.3	—	uA

[1] The DAC generates a static voltage as the threshold of the comparator and does not guarantee the performance of dynamically changing the code value to generate the waveform.

[2] Design-verified parameter (not production-tested).

5.17 Flash Characteristics

Table 5-18: Flash Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max
t_{read}	Read operation time	—	48	—	ns
$t_{\text{prog,enter}}$	Programming mode entry time	—	24	—	us
t_{preprog}	Word (32-bit) pre-programming time	—	2.5	3.5	us
$t_{\text{preprog,exit}}$	Pre-programming mode exit time	—	10	—	us
t_{prog}	Word (32-bit) programming time	—	8	10	us
$t_{\text{prog,exit}}$	Programming mode exit time	—	5.1	—	us
t_{SE}	Sector erasure time	—	3.2	4	ms
t_{BE}	Block erase time	—	4	6	ms
t_{CE}	Overall erasure time	—	8	10	ms
N_{cycle}	Number of erasable writes	$T_J = 85\text{ }^{\circ}\text{C}$	—	100,000	cycles
$t_{\text{retention}}$	Data retention period	$T_J = 85\text{ }^{\circ}\text{C}$	—	10	years

5.18 SPI Characteristics

Figure 5-9: SPI host mode interface timing diagram





Table 5-19: Timing characteristics of SPI host mode interface ($V_{DDDD}=3.3V$)^[1]

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCLK}	SCLK clock frequency		—	—	30	MHz
$t_{SCLK(H)}$	SCLK high level time		16.6	—	—	ns
$t_{SCLK(L)}$	SCLK low time		16.6	—	—	ns
$t_{lead(SFRM)}$	The time of the SFRM effective edge leading the first SCLK clock edge	15pF pin capacitance	$t_{SCLK}/2 - 5.5$	—	$t_{SCLK}/2 - 2.1$	ns
$t_{lag(SFRM)}$	The time of the SFRM invalid edge to lag the last SCLK clock edge		$t_{SCLK}/2 - 2.3$	—	$t_{SCLK}/2 - 1$	ns
$t_{valid(MO)}$	SFRM effectively along the delay to MOSI flip		2.5	—	6.8	ns
$t_{hold(MO)}$	The delay from the SFRM invalidation to the MOSI flip		2.5	—	7.2	ns
$t_{delay(MO)}$	The SCLK drives the delay along to the MOSI flip		3	—	8.1	ns
$t_{setup(MI)}$	Establishment time of MISO to SCLK sampling edge		15	—	—	ns
$t_{hold(MI)}$	Holding time from MISO to SCLK sampling edge		-2.5	—	—	ns

[1] Design-verified parameter (not production-tested).

Figure 5-10: SPI slave mode interface timing diagram

Table 5-20: SPI Timing Characteristics of Slave Mode interface ($V_{DD}=3.3V$)^[1]

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCLK}	SCLK clock frequency	15pF pin capacitance	—	—	30	MHz
$t_{SCLK(H)}$	SCLK high level time		16.6	—	—	ns
$t_{SCLK(L)}$	SCLK low time		16.6	—	—	ns
$t_{idle(SFRM)}$	The time during which the SFRM remains invalid between adjacent frames		$4 \times t_{CLK_CPU}$	—	—	ns
$t_{setup(SFRM)}$	The first SCLK clock is valid along the establishment time of the previous SFRM		6.5	—	—	ns
$t_{hold(SFRM)}$	The last SCLK clock maintains an effective holding time along the back SFRM		2.5	—	—	ns
$t_{valid(SO)}$	SFRM effectively along the delay to MISO flip		6	—	15.5	ns
$t_{hold(SO)}$	The delay from the SFRM invalidation to the MISO flip		6	—	14.8	ns
$t_{delay(SO)}$	The SCLK drives the delay along to the MISO flip		6.5	—	15.3	ns
$t_{setup(SI)}$	Establishment time of MOSI to SCLK sampling edge		4.6	—	—	ns
$t_{hold(SI)}$	Holding time from MOSI to SCLK sampling edge		2.6	—	—	ns

[1] Design-verified parameter (not production-tested).

5.19 Electrical sensitivity characteristics

Table 5-21: ESD absolute maximum ratings

Symbol	Parameter	Conditions	Max	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (Human Body Model)	Ambient temperature $T_A = 25\text{ }^{\circ}\text{C}$	4000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (Charge Device Model)	Ambient temperature $T_A = 25\text{ }^{\circ}\text{C}$	1000	V

Table 5-22: Electrical sensitivities

Symbol	Parameter	Conditions	Max	Unit
LU	Static latch-up	$T_A = 125\text{ }^{\circ}\text{C}$, $V_{CAP12} = 1.42\text{V}$, $V_{DVDD} = 3.63\text{V}$ $V_{BS_W/U/V} = 25\text{V}$, $V_{VDDG} = 25\text{V}$	200	mA

5.20 Moisture Sensitivity Level characteristics

Table 5-23: Moisture Sensitivity Level characteristic

Symbol	Parameter	Conditions	Max	Unit
MSL	Moisture Sensitivity Level	—	3	—

5.21 Thermal resistance characteristics

Table 5-24: Thermal resistance characteristics (LQFP32 package)

Symbol	Parameter	Conditions	Typ.	Unit
θ_{JC}	Junction-to-case thermal resistance	—	18.14	$^{\circ}\text{C/W}$
θ_{JA}	Junction-to-ambient thermal resistance	Single layer PCB PCB Copper content = 20%	73.59	$^{\circ}\text{C/W}$
		4-layer PCB PCB Copper content (Top layer= 20%, 2nd/3rd layer= 100%, Bottom layer = 5%)	53.87	$^{\circ}\text{C/W}$

[1] The size of PCB test board is 76.2mm x 114.3mm x 1.6mm.

Table 5-25: Thermal resistance characteristics (QFN32 package)

Symbol	Parameter	Conditions	Typ.	Unit
θ_{JC}	Junction-to-case thermal resistance	—	14.334	$^{\circ}\text{C/W}$
θ_{JA}	Junction-to-ambient thermal resistance	Single layer PCB PCB Copper content = 20%	67.596	$^{\circ}\text{C/W}$
		4-layer PCB PCB Copper content (Top layer= 20%, 2nd/3rd layer= 100%, Bottom layer = 5%)	41.271	$^{\circ}\text{C/W}$

[1] The size of PCB test board is 76.2mm x 114.3mm x 1.6mm.

6 PCB layout and routin guidance


- DVDD is the feedback for the buck DC-DC converter. To ensure the stable operation of the control loop, it is recommended to keep the DVDD trace away from high-voltage switching traces and noise sources, such as inductors.
- The SW trace should be as short and wide as possible to minimize radiation.
- The GND trace between the DVDD capacitor and the GND pin should be as wide as possible to minimize trace impedance.

7 Package information

The package type of the SPC1128 is 32-pin Low-profile Quad Flat Package (LQFP32) or 32-pin Quad Flat No-leads Package (QFN32).

7.1 LQFP32

Figure 7-1: LQFP32 – 32 pin, 7 x 7 x 0.8 mm Low-profile Quad Flat Package Dimensions




[1] Drawing is not to scale.

Table 7-1: LQFP32 – 32 pin, 7 x 7 x 0.8 mm Low-profile Quad Flat Package mechanical data

Symbol	Unit: mm		
	Min.	Typ.	Max.
A	—	—	1.60
A1	0.05	0.1	0.15
A2	1.35	1.40	1.45
b	0.3	0.37	0.45
T	0.09	—	0.2
e	0.8 BSC		
L	0.5	0.6	0.7
L1	1.0 REF		
D	9 BSC		
E	9 BSC		
D1	7 BSC		
E1	7 BSC		
aaa	0.2		
bbb	0.2		
ccc	0.1		
ddd	0.2		

[1] Inch dimensions are derived from millimeter dimensions and rounded to four decimal places.


Figure 7-2: Recommended Soldering Dimensions for LQFP32 – 32-pin, 7 x 7 x 0.8 mm Low-profile Quad Flat Package



[1] Unit: mm

7.2 QFN32

Figure 7-3: QFN32 – 32 pin, 5 x 5 x 0.5 mm Quad Flat No-leads Package Dimensions




[1] Drawing is not to scale.

Table 7-2: QFN32 – 32 pin, 5 x 5 x 0.5 mm Quad Flat No-leads Package mechanical data

Symbol	Unit: mm		
	Min.	Typ.	Max.
A	0.7	0.75	0.8
A1	0	0.02	0.05
A2	–	0.55	–
A3	0.203 REF		
b	0.2	0.25	0.3
D	5 BSC		
E	5 BSC		
e	0.5 BSC		
D2	3.7	3.8	3.9
E2	3.7	3.8	3.9
L	0.2	0.3	0.4
K	0.3 REF		
aaa	0.1		
ccc	0.1		
eee	0.08		
bbb	0.1		
ddd	0.05		
fff	0.1		

[1] Inch dimensions are derived from millimeter dimensions and rounded to four decimal places.

Figure 7-4: Recommended Soldering Dimensions for QFN32 – 32 pin, 5 x 5 x 0.5 mm Quad Flat No-leads Package



[1] Unit: mm

[2] Solder paste shall be applied to areas A, B, C, and D on the top layer. On the bottom layer, solder paste application in area E is optional.

8 Ordering information

Table 8-1: Ordering information

Ordering Number	Flash	SRAM	Max f_{CPU}	Package	Grade	SPQ ^[1]	Packing
SPC1128APE32	64KB	16KB	125MHz	LQFP32	Industrial grade -40°C~+125°C	2500	Tray
SPC1128HAPE32	128KB	16KB	125MHz	LQFP32	Industrial grade -40°C~+125°C	2500	Tray
SPC1128API32	64KB	16KB	125MHz	QFN32	Industrial grade -40°C~+125°C	4900	Tray

[1] SPQ = Standard Pack Quantity.

8.1 Rule of ordering number

Figure 8-1: Rule of ordering number

